Abstract-Insulated-gate bipolar transistor (IGBT) shortcircuit failure modes have been under research for many years, successfully paving the way for device short-circuit ruggedness improvement. The aim of this paper is to classify and discuss recent contributions about IGBT short-circuit failure modes, in order to establish the current state of the art and trends in this area. First, the concept of 3-D safe operating area is proposed as the IGBT's operational boundary to divide the device short-circuit failure modes into short-circuit V D C /V rated -I S C SOA limiting and short-circuit endurance time limiting groups. Then, the discussion is centered on currently reported IGBT short-circuit failure modes in terms of their relationships with the device 3-D short-circuit safe operating area (3D-SCSOA) characteristics. In addition, further investigation on the interaction of 3D-SCSOA characteristics is implemented to motivate advanced contributions in future dependence research of device short-circuit failure modes on temperature. Consequently, a comprehensive and thoughtful review of where the development of short-circuit failure mode research works of IGBT stands and is heading is provided.
in the field of high power converter applications, such as high speed traction systems and megawatt-level renewable energy generation systems, the damage could not be limited in device itself once the failure occurs. There is not so low possibility that the damage would extend to the entire facility or system. Consequently, it would cost both economically and socially expensive. Thus, it is necessary not only to minimize the device power dissipation, but also to disclose the failure modes limiting the ruggedness of IGBTs under extreme operating conditions which cannot be avoided in long-term operations.
One of the most common scenarios of the extreme operating conditions for IGBTs is the short-circuit operation, under which the device is unexpectedly turned on or operating at a negligible load inductance [5] , [6] . As a result, a huge current flows though the IGBT only limited by the device itself; meanwhile, the full dc-link voltage is held across it. Due to the large energies normally involved, an IGBT short-circuit failure can have a severe influence if left uncontrolled.
Generally, in terms of the intrinsic thermal limit of IGBTs, manufacturers can guarantee short-circuit withstand capability of commercial devices up to 10 μs to prevent the device from those direct thermal runaway failure types [7] , [8] . However, besides reaching this thermal limit, additional transient failure modes can occur to instantly destabilize the IGBT under shortcircuit operations. They will make the specification of 10 μs short-circuit withstand capability on longer valid. For example, peak current failure [10] , [11] and self-turn-off failure [12] , [13] can drive the device into destruction immediately during the v cedesaturation process. So far, no withstand capability nor safe operating area (SOA) of IGBTs is specified or related to each of these transient short-circuit failure modes. Moreover, some critical operation conditions, such as the dc-link voltage, busbar parasitic inductances, and gate driving conditions, can even worsen the impacts of these device failure modes on the entire system. As a result, the requirements concerning short-circuit reliability and ruggedness for IGBTs in practical applications are much higher [14] . Thus, constructing the short-circuit SOA (SCSOA) to prevent the device from as many failure modes as possible is more important than ever before.
However, to enable a wide SCSOA for IGBTs, one key starting point is to fully understand the limiting impacts of different failure modes on the device short-circuit ruggedness. It is of great importance to disclose the detailed relationships between the IGBT short-circuit failure modes and SCSOA 0885-8993 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications standards/publications/rights/index.html for more information. boundaries. Therefore, the main focus of this paper is on this topic. More specifically, this paper is structured as follows. In Section II, a 3-D SCSOA (3D-SCSOA) is proposed first to classify the device short-circuit failure modes as the shortcircuit V DC /V rated -I SC SOA limiting group and short-circuit endurance time limiting group. Basing on it, the present reported device short-circuit failure modes covered by the upper two groups are, respectively, reviewed and discussed in Sections III and IV, in terms of their connections with the 3D-SCSOA characteristics. Moreover, in Section V, the interaction of 3D-SCSOA characteristics is pointed out to motivate further investigation of dependences of different device short-circuit failure modes on temperature. Finally, some conclusions are drawn in Section VI.
II. 3D-SCSOA FOR IGBTS
In general, for IGBTs, the traditional SCSOA is specified as the short-circuit endurance time t w in terms of the device thermal runaway limit induced by the energy accumulation [7] [8] [9] . It is usually characterized as an index how long an IGBT can withstand the thermal accumulation until the protection circuit can shut off the unexpected large short-circuit current safely. But, as mentioned in Section I, except those direct thermal runaway failure types, some transient failure modes can still occur to immediately destroy the device. Thus, it is necessary not only to define t w for those direct thermal runaway failure modes, but also to specify SCSOA for those transient failure types, in order to maintain sufficient short-circuit ruggedness for the IGBT.
Therefore, a 3D-SCSOA for IGBTs is proposed and illustrated in Fig. 1 , of which I SC is the short-circuit current and t stands for the short-circuit operation time. In addition, for a given IGBT, the maximum voltage that can be sustained by the device is specified as its rating voltage V rated . Therefore, the full-voltage range that can be applied across a device is approximate to (0 V ∼ V rated ). In other words, the full-voltage range of the 3D-SCSOA for a given IGBT is (0 V ∼ V rated ). In order to describe the voltage sustaining condition across the device within (0 ∼ V rated ), the voltage ratio V DC /V rated between the applied dc-link voltage V DC and V rated is used to define the device 3D-SCSOA instead of directly using V DC . Under this scenario, the full-voltage range of a device 3D-SCSOA can be accordingly expressed as (0-1), as shown in Fig. 1 .
In Fig. 1 , except for the classical short-circuit endurance time t w * specified by the direct thermal runaway failure modes, a new short-circuit V DC /V rated -I SC SOA is added for those transient failure types. Thus, the IGBT 3D-SCSOA is made up of two characteristics, namely the short-circuit endurance time and short-circuit V DC /V rated -I SC SOA. Actually, basing on the detailed failure mechanisms, for each transient shortcircuit failures, a V DC /V rated -I SC SOA will exist which can guide the device operation to avoid the corresponding failure occurring. Consequently, the overlap region of these individualfailure V DC /V rated -I SC SOAs will form the final short-circuit V DC /V rated -I SC SOA for an IGBT, as presented in Fig. 1 . In Fig. 1 , for a given dc-link voltage V * DC , the maximum allowable short-circuit current I * SC allow is specified for the device by this final short-circuit V DC /V rated -I SC SOA. Thus, keeping short-circuit current locus of an IGBT lower than I * SC allowe can guarantee the device getting rid of all of those transient failures at the V * DC case. Moreover, considering the intrinsic thermal limit of IGBTs, t w has distinct dependences on I SC and V DC . Therefore, for each individual short-circuit operation condition (V DC /V rated , I SC ) located at the boundary of the short-circuit V DC /V rated -I SC SOA, the corresponding value of t w should be different. For example, in Fig. 1 Consequently, the IGBT short-circuit failure modes can be accordingly classified into the short-circuit V DC /V rated -I SC limiting group and short-circuit endurance time limiting group. The overview of the present reported short-circuit failure types of IGBTs is summarized and highlighted in Fig. 2 . The detailed analysis and discussion will be addressed in the following sections.
In this section, a comprehensive survey of short-circuit V DC /V rated -I SC SOA limiting failure modes is presented and discussed.
As illustrated in Fig. 3 , six distinct failure modes of the IGBT may occur to instantly drive the device to destruction at different time during short-circuit type II operation. The same is true for the short-circuit type I operation with a lager parasitic inductance. However, as limiting factors for the device shortcircuit V DC /V rated -I SC SOA, these six transient failures will compete with each other to play the dominating role within the device full-voltage range (0 V ∼ V rated ). As for which one will attract more attentions mainly depends on their dependences on the voltage sustained by the device during the short-circuit operations [9] , [15] [16] [17] [18] [19] [20] . In other words, within (0 V ∼ V rated ), different voltages applied across the device will result in different dominating failures during the short-circuit operations. As defined in Section II, the voltage ratio V DC /V rated is used to describe the voltage applied condition across the device within (0 V ∼ V rated ). Thus, the dependences of six different transient failures on the applied voltage can be characterized by this voltage ratio.
Consequently, in terms of different voltage-dependent properties of these six transient failures, the full-voltage range (0-1) of a device short-circuit V DC /V rated -I SC SOA can be accordingly divided into three regions, namely: low-ratio, medium-ratio and high-ratio region (see Fig. 4 ). Meanwhile, the dominating transient failures corresponding to each region have been classified into the same subgroups, as the low-ratio region dominating failures, medium-ratio region dominating failures, and highratio region dominating failures, as displayed in Fig. 2 . As for the detailed voltage-dependent characteristics of these transient failures, they will be explained in the following parts relating to each subgroup. Moreover, as mentioned in Section II, the short-circuit V DC /V rated -I SC SOA specified for an IGBT should be the final overlap region of six individual-failure V DC /V rated -I SC SOAs. They are relating to six different transient failure modes of the device illustrated in Fig. 3 . However, after characterizing the dependences of different device failure modes on the applied voltage, the device short-circuit V DC /V rated -I SC SOA actually can be formed by three individual V DC /V rated -I SC SOAs. They are, respectively, corresponding to the low-ratio, mediumratio, and high-ratio region dominating failure subgroups. More specifically, with each of them, a maximum allowable short-circuit current I SC allow at a given V DC /V rated can be predicted to the device. It is the last-past short-circuit current of the device without triggering the corresponding transient failures at the given V DC /V rated . As shown in Fig. 4 , α 1 and α 2 are, respectively, the voltage-ratio values of the cross-points between these three V DC /V rated -I SC SOAs. However, the detailed building process of the final device short-circuit V DC /V rated -I SC SOA is out of the range of this paper.
A. Low-Ratio Region Dominating Failures
Peak current failure is generally considered as the predominant limiting factor for the device short-circuit V DC /V rated -I SC SOA at low V DC /V rated applications [8] - [9] , [15] [16] [17] [18] . It means that this peak current failure has the highest possibility to be triggered when the applied V DC across the device belongs to the low-ratio region of the device full voltage range (0 V ∼ V rated ). It can be usually connected with the latch up of the intrinsic parasitic thyristor inside the IGBT [9] , [21] and expected to occur close to peak current during the short-circuit operation as shown in Fig. 3 .
As known to all, IGBT is characterized by its MOS channel capability in current self-limiting which can saturate the device short-circuit current [9] , [13] . But when the latch up of the internal parasitic thyristor is activated, this current self-limiting capability will be malfunctioned immediately. Then, a continual increase is observed of the device short-circuit current, eventually resulting in the peak current failure. This is to say, this peak current failure limits the maximum controllable current I mcc of IGBT which is also the upper current boundary of device short-circuit V DC /V rated -I SC SOA at the low-ratio region of the device full-voltage range (see Fig. 4 ).
Actually, for today's commercial IGBTs, they are relatively less sensitive to this failure than those old generations due to the advanced latch-up suppress designs [22] . It is especially the case when the short-circuit current is homogeneously distributed between the cells. Therefore, recent research focus about this latch-up mechanism has gradually transformed to as a subsequent failure mechanism initiated by the current inhomogeneity phenomenon, such as the current filamentation effect [23] , [24] .
However, if the holes sustained by extracting the n --base region electron-hole plasma take part in the current transport, the IGBT sensitivity to this latch-up mechanism will increase significantly. It is the generally called dynamic latch-up phenomenon, for which the maximum controllable current is much lower comparing with the one determined by the former latchup effect [21] . Meanwhile, this dynamic latch-up phenomenon can be generally connected with a high-plasma turn-off process, especially at the low V DC /V rated applications [25] , [26] . As for the short-circuit operation, the turn-off condition during the v ce -desaturation process before v ce reaches V DC is a typical high-plasma turn-off case [27] . Therefore, under this scenario, in combination with a low V DC /V rated application, the impact of the dynamic latch-up mechanism will set in to result in a turnoff failure during the v ce -desaturation process, as displayed in Fig. 3 . Thus, it generally must be ensured that a hard turn off is not initiated before v ce rises to V DC . Otherwise, this turn-off failure during the v ce -desaturation process will severely shrink the low-ratio region boundary of the short-circuit V DC /V rated -I SC SOA defined by the former peak current failure.
B. Medium-Ratio Region Dominating Failures
With the increase of the applied V DC , the maximum allowable short-circuit current I SC allow for a given V DC specified by the short-circuit V DC /V rated -I SC SOA will be lower than I mcc determined by the former latch-up relating failure types. It is the short-circuit pulse failure initiated by the MOSFET mode that limits I SC allow at the medium V DC /V rated region of the device full-voltage range [15] , [27] , [28] . It can be generally triggered Fig. 5 . Transformation of n --base region electric-field distribution E with increasing current under MOSFET-mode operation (output characteristic is displayed in the background, I C is the device collector current, and w is the distance from the emitter side). by a current filamentation effect of the device operating under the MOSFET mode and characterized as a typical failure type for the steady state of short-circuit process (as shown in Fig. 3 ).
As mentioned above, the MOSFET-mode operation of IGBT plays a critical role in activating this failure [14] , [15] , [27] , [29] [30] [31] [32] . Comparing with the normal-mode operation, the most distinct difference of it is the location of the electric-field peak E max inside the n --base region. More specifically, under the MOSFET-mode operation, E max can shift from the emitter-side p-well/n --base junction to collector-side n --base/field-stop junction with the rising short-circuit saturated current I SC sat (see Fig. 5 ). In contrast, E max is typically located at the emitter-side p-well/n --base junction for the normal mode. Further, under this scenario, the applied V DC will impose impacts on the device operation-mode transformation [15] , [27] . Especially, for a medium V DC /V rated application within the device full-voltage range, a mixed situation with the normal mode operating at the emitter side and MOSFET mode operating at the collector side of n --base region develops (see Fig. 6 ). It is the critical condition to accelerate and sustain a current selfconstraint process inside the IGBT which can be readily initiated by any potential inhomogeneity due to the manufacturing [27] . As a result, a collector-side current filament will form inside Fig. 7 . Electron current density of a 3.3 kV IGBT for different dc-link voltages during steady-state phase of short circuit [15] . the device and leads to an instant destruction of an IGBT at the short-circuit steady state.
In contrast, this mixed operation condition would be replaced by a full normal-mode or MOSFET-mode operation inside the n --base region, respectively, for the low V DC /V rated and high V DC /V rated applications. Then, the necessary condition for the self-enhancing formation of current filament is missing. In other words, this collector-side current filament is more possible to form at the medium V DC /V rated application for a given I SC sat within the device full-voltage range (as displayed in Fig. 7 ) [15] , [27] . Therefore, the boundary of short-circuit V DC /V rated -I SC SOA at the medium-ratio region is usually limited by this shortcircuit pulse failure. Moreover, an optimized large bipolar current gain β PNP is pointed out that can enable the device to avoid the MOSFET mode and prevent the device from this short-circuit pulse failure [33] . As for the value of β PNP , it is directly related to the device collector-side design, such as the thickness and doping profile of the field-stop layer and p-emitter layer [34] , [35] .
C. High-Ratio Region Dominating Failures
As explained in Section III-B, the IGBT ruggedness to resist the upper short-circuit pulse failure increases with the rising V DC . Thus, at high V DC /V rated region of the device full-voltage range, this failure mode is less crucial for restricting I SC allow , and then there comes the influence of turn-off failures [20] , [32] , [36] . For an IGBT operating under short-circuit conditions, three different kinds of turn-off failures probably occur to destroy the device. They are, respectively, the turn-off failure during the v ce -desaturation process, self-turn-off failure, and turn-off failure during the steady state, as presented in Fig. 3 .
Further, these three turn-off failures can be distinguished by whether a high-concentration electron-hole plasma exists in the n --base region or not during the initial short-circuit turn-off process. As mentioned in Section III-A, the turn-off failure during the v ce -desaturation process is generally triggered during a high-plasma turn-off transition. In contrast, the latter two failure modes usually take place without a high-plasma inside the n --base region [27] , [28] . Actually, the corresponding turn-off processes for them are initiated after v ce reaches V DC , under which the electron-hole plasma stored in the n --base region has been exhausted. Therefore, comparing with the turn-off failure Fig. 8 . IGBT self-turn-off phenomenon during v ce -desaturation process under short-circuit type II operation [28] .
during the v ce -desaturation process, the latter two failure modes can all get rid of the impacts of the electron-hole plasma. However, a distinct difference of the initial turn-off mechanism exists between them.
More specifically, for the self-turn-off failure, the negative differential Miller capacitance effect generally sets in to drive the IGBT turning itself off rather than receiving a turn-off signal from the superior control [12] , [28] . It is a typical IGBT unstable mechanism for short-circuit types with the v ce -desaturation process, such as the short-circuit type I with large parasitic inductances or short-circuit type II. In general, it can be characterized by a negative displacement current flowing though the device Miller capacitance, which initiates the discharge of the gate-emitter capacitance [37] , [38] . Consequently, a self-turnoff phenomenon is activated with a drop in the gate voltage v ge after v ce reaches V DC during the v ce -desaturation process, as illustrated in Fig. 8 .
Besides, the failure characterization and mechanism of the latter two turn-off failures are almost the same. As for the underlying failure mechanism, another current filamentation effect caused by the negative differential resistance (NDR) region is the necessary destruction precondition [28] , [36] , [39] , [40] . Differing from the former collector-side current filament forming under the MOSFET-mode operation, this one appears at the emitter-side of the IGBT. Moreover, the indispensable triggering condition for it is that the device is operating at the NDR branch of the avalanche breakdown curve, initiated by strong avalanche breakdown inside the IGBT (as displayed in Fig. 9) . Meanwhile, the critical role of the device bipolar current gain β PNP in generating this NDR branch of the device avalanche breakdown curve has been indicated by many research works [28] , [34] , [35] . As presented in Section III-B, β PNP can be adjusted and optimized by the IGBT collector-side designs.
In addition, for this emitter-side filamentary current, two different kinds of current-filament form exist, respectively, leading to different subsequent failure phenomenon inside the IGBT. More specifically, one is the static current filament which will directly drive the device into thermal runaway [41] . In contrast, the other one is the hopping current filament, of which the latch up of the corresponding cells is more likely to be triggered as a subsequent failure mechanism [42] . As for the factors that influence the forms of the current filament, both the layout of the chip level and gate drive voltage are of great importance [43] , [44] . Especially, the chip-level layout, it can be generally connected with an interplay between the device active and termination region. It plays a crucial role in determining the detailed form and location of the current filament inside the device. Meanwhile, in terms of different turn-off voltages applied at the device gate terminal, this interplay between the device active and termination region can be correspondingly weakened or strengthened.
Generally, in terms of the avalanche breakdown during the IGBT turn off, no high plasma that exists inside the n --base region will distinctly improve the avalanche ruggedness of the device [45] . As a result, the designed static voltage blocking capability V rated of the IGBT can be more fully utilized under a self-turn-off process or a turn-off process during the steady state. This is to say, the relative values of the triggering voltages for the self-turn-off failure and turn-off failure during the steady state against V rated are more approaching to 1. In other words, as limiting factors for the IGBT short-circuit V DC /V rated -I SC SOA, these two turn-off failures will play dominating roles in high-ratio region of the device full-voltage range [20] , [32] , [39] .
However, as introduced in Section III-A, for a high-plasma turn-off process, the holes extracted from the n --base region plasma will participate in the transport of the I SC . At the high V DC /V rated applications, the avalanche breakdown effect is more sensitive to this hole extraction phenomenon than the latch-up effect, which will weaken the avalanche ruggedness of the device [20] , [27] . This is the usually called dynamic avalanche phenomenon. Moreover, at high V DC /V rated cases, it is the major failure mechanism for the turn-off failure during the v ce -desaturation process before v ce reaches V DC . Thus, the high-ratio region boundary specified by the former selfturn-off failure and turn-off failure during the steady state will further shrink by this turn-off failure. In combination with the low V DC /V rated case presented in Section III-A, a short-circuit turn off is generally recommended that should not be initiated before v ce reaches V DC , in order to enable a wide short-circuit V DC /V rated -I SC SOA.
D. Gate Oscillation Failure
Differing from the upper investigated six failure modes, a stability map defined by the gate parasitic inductance and gate Fig. 10 . Stability map for device gate oscillation phenomenon at different V D C ; for some points, the oscillation frequency is also reported [46] . Fig. 11 . Gate oscillation phenomenon under short-circuit type I with large parasitic inductance [47] .
resistance is usually specified to the gate oscillation failure instead of a V DC /V rated -I SC SOA, as displayed in Fig. 10 [46] .
In general, this gate oscillation failure is initiated by the gate oscillation phenomenon (illustrated in Fig. 11 ). Due to the fact that this unstable oscillation phenomenon can be usually connected with the negative differential Miller capacitance effect [48] , thus it is also a typical failure mode for the IGBT operating at the short-circuit condition with a v ce -desaturation process.
More specifically, this failure mode is intrinsically triggered by the interaction among the equivalent negative Miller capacitance, gate parasitic inductance, and gate resistance. Above all, the equivalent negative Miller capacitance can further enable a more readily condition for a diverging and unstable gate oscillation which would finally result in the gate oxide breakdown of the IGBT [49] . However, as mentioned at the beginning of this part, a stability map usually can be specified to help the device avoiding this diverging oscillation phenomenon.
IV. SHORT-CIRCUIT ENDURANCE TIME LIMITING GROUP
In this section, a review of the short-circuit endurance time limiting failure types is explored. More specifically, two potential short-circuit failure modes that limit the device short-circuit endurance time t w are illustrated in Fig. 12 . One is the thermal runaway failure during the steady state ( 7); the other one is the thermal runaway failure during the blocking state ( 8) [26] , [50] , [51] . Both of them are initiated by the thermal accumu- lation during the short-circuit pulse without any other failure mechanism setting in.
A. Thermal Runaway Failure During Steady State
In general, due to the large current and high voltage characteristics of the short-circuit steady state, a huge amount of energy is deposited in the IGBT which will result in a high rise in the device temperature. Further, without timely shutting off this large short-circuit current, the IGBT temperature would eventually reach the device critical thermal runaway limit. As a result, the doped silicon becomes intrinsic and the IGBT voltage blocking capability deteriorates due to the burn down of the device [52] . This is why and how the traditional SCSOA (namely the short-circuit endurance time t w ) is specified and defined by the device manufacture. As shown in Fig. 13 , a 10 μs of t w under specified short-circuit operation conditions (as listed in Table I ) is generally guaranteed by the device manufacture. In other words, operating within the specified operation boundary, the IGBT can enable itself at least 10 μs withstand capability for the energy accumulation without triggering the thermal runaway failure during the short-circuit pulse.
Nowadays, the manufactures devote themselves in enlarging t w for IGBTs. In Fig. 13 , during the short-circuit pulse, the high amount of energy E SC deposited in the device can be Fig. 14. IGBT short-circuit failure by thermal runaway at 86 μs after safety turn-off [26] .
approximately calculated by
of which the critical energy E SC accumulated in the device to activate the thermal runaway failure is almost uniquely limited by the silicon material itself [8] . Moreover, V DC is also constant in the general application. Thus, the only solution to extend t w for an IGBT is to maintain I SC sat sufficiently low. In general, this can be realized by the optimized design of the IGBT cell structure, such as the advanced wide cell pitch carrier stored trench-gate bipolar transistors from Mitsubishi [8] .
B. Thermal Runaway Failure During Blocking State
As mentioned above, an IGBT can generally avoid the former thermal runaway failure under the guidance of t w . Nowadays, the device thermal runaway failure is actually more likely to occur during the blocking state rather than during the steady state of short-circuit operation, as illustrated in Fig. 14 [26] . In Fig. 15 , after successful withstanding the short-circuit operation of 38 μs, the device under test is turned off safely. But, this IGBT is still destroyed by a thermal runaway failure after 86 μs of the turn off. This type of thermal runaway failure can be usually connected with the high-temperature leakage current caused by the heat spreading from the IGBT p-well/n --base junction to the collector-side layer after the short-circuit turn-off process [27] , [28] .
More specifically, in the blocking state, the IGBT collector side will be heated up by the energy accumulated during the short-circuit pulse, due to the heat diffusing. Then, the influence of β PNP which is mainly determined by the IGBT collector-side properties sets in. As a result, in terms of the positive temperature-dependent β PNP , the leakage current I leakage that flows though the IGBT during the blocking state increases with the rising device collector-side temperature [53] . Thus, in Fig. 15 . IGBT short-circuit waveforms for different short-circuit operation time t S C [54] .
this scenario, a high leakage current in combination with the full dc-link voltage across the device would drive the IGBT into a destructive self-heating loop with a thermal runaway failure as a result. Moreover, in practical operations, various factors producing the inhomogeneous operation inside the device definitely exist, which will accelerate this failure occurring [54] . For example, for a multicell IGBT chip, considering the possible deviations in the threshold voltage, transconductance and so on, it is obvious that the short-circuit current should have some variations for each unit cell. Thus, the local region in active area, which has the largest applied energy, will obviously more possible to suffer this thermal runaway failure. Besides these electrical-property deviations, the distributions in the thermal parameters of the IGBT module are also important to investigate the cause of the inconsistencies. Consequently, this thermal runaway failure during the blocking state also plays an important role in limiting t w of the device, as presented in Fig. 15 [54] .
Nowadays, the device manufactures also try to help the IGBT getting rid of this type of the thermal runaway failure. As explained above, it can be intrinsically ascribed to the positive dependence of β PNP on temperature. Currently, a field-stop layer with a deep-level doping (such as the selenium) is used to mitigate or even eliminate this positive dependence of β PNP on temperature [55] , [56] . In addition, optimized layout designs of the device chip level and module level are also promising ways to help to improve the device ruggedness for this thermal runaway failure.
V. INTERACTION INVESTIGATION OF 3D-SCSOA CHARACTERISTICS
The evolution of research works on the short-circuit failures over the last two decades has paved the way for several state-ofthe-arts in the device ruggedness and reliability improvement. Basing on this well-developed area, as summarized in this paper, some further investigation on future constructing the device 3D-SCSOA can be implemented.
As introduced in Section II, the 3D-SCSOA is made up of two different characteristics, namely the short-circuit V DC /V rated -I SC SOA and short-circuit endurance time t w . They are, respectively, specified to guide the IGBT to avoid the two short-circuit failure groups classified above. More specifi- cally, for the two thermal runaway failure modes presented in Section IV, at least 10 μs of t w can be generally guaranteed by the manufactures. In contrast, so far, no available shortcircuit V DC /V rated -I SC SOA has been realistically reported for those transient failure modes displayed in Section III. But it is of great importance to guide the IGBT surviving the extreme shortcircuit operations. Moreover, the well-investigated connections between those transient failure modes and boundaries of the SOA, as summarized in Section III, have laid a good foundation for further predicting the short-circuit V DC /V rated -I SC SOA. Therefore, more attention should be paid to the construction of this short-circuit V DC /V rated -I SC SOA. However, some interactions exist between these two 3D-SCSOA characteristics that would impose some critical impacts on the construction of the device short-circuit V DC /V rated -I SC SOA. As mentioned in Section IV, IGBT would be heated up by the deposited energy during the short-circuit pulse. However, considering the thermal diffusing capability of an IGBT module, the 10 μs duration of the short-circuit operation is not long enough to propagate the heat from the silicon chip to the baseplate of the IGBT module. Thus, it is the silicon chips that mainly being heated up. Therefore, the temperature rise ΔT SC of the silicon chip during short-circuit pulse can be approximately calculated in terms of the device thermal capacity and regardless of the thermal conduction [6] , [28] 
where c th,si and ρ are the specific heat capacitance and density of the silicon, respectively, and d and A are the thickness and active area of the chip, respectively. Then, from (2), it can be proved that the thin-chip IGBT modules will have a strong temperature rise during the short-circuit operation (see Table II ) [28] . Meanwhile, the collector side of the thin-chip IGBT is also more probable to be heated up during the short-circuit pulse. Nowadays, the thin-wafer technology has paved its wave for various ratings of IGBT modules with high performance and reliability [57] , [58] . This is to say such a severe self-heating effect inside the device cannot be ignored any longer under the short-circuit conditions. Moreover, it can be intensified with the extending of the device short-circuit endurance time t w . On the other hand, this device self-heating effect would impose strong impacts on operating behaviors of the IGBT during the shortcircuit pulse, especially, those device unstable behaviors limited by the short-circuit V DC /V rated -I SC SOA. Whereas, the bound- aries of the short-circuit V DC /V rated -I SC SOA should change with the duration of the short-circuit operation, in order to fit those temperature-dependent transient failure modes, as illustrated in Fig. 16 . As for detailed variation trends of each of these boundaries, further investigations should focus on dependences of the transient failure modes (investigated in Section III) on temperature.
As described above, the heat is primarily deposited in the IGBT chip during the steady state of the short-circuit operation. Thus, an assumption can be made, namely the self-heating effect does not come into play until the beginning of the steady state. Therefore, from Fig. 3 , the short-circuit pulse failure initiated by the MOSFET mode and turn-off failure during the steady state are more possible to suffer the impact of this self-heating phenomenon than others.
For the short-circuit pulse failure initiated by the MOS-FET mode, the self-heating effect mainly sets in though the temperature-dependent β PNP . As mentioned in Section III, a large β PNP can strengthen the device ruggedness to avoid this failure. Thus, when the self-heating effect is involved, a positive temperature-dependent β PNP can contribute to this device ruggedness improvement. Under this scenario, as shown in Fig. 17 , the maximum allowable short-circuit current I SC allow that the device can withstand before this short-circuit pulse fail- Fig. 18 . Impact of IGBT self-heating effect on medium-ratio region boundary for positive temperature-dependent β P N P condition. Fig. 19 . Impacts of temperature on IGBT avalanche breakdown curve for three FS structures [35] .
ure is activated increases with the rising temperature at a given V DC .
Thus, the corresponding medium-ratio region boundary of the short-circuit V DC /V rated -I SC SOA should accordingly extend to a higher current level for a given V DC /V rated , as illustrated in Fig. 18 .
Next, coming to the turn-off failure during the steady state, there are two possible ways for the device self-heating effect to impose its impacts. One is through the temperature-dependent impact ionization coefficient; the other one is still though the temperature-dependent bipolar current gain. As disclosed in Section III, the shape of the device avalanche breakdown curve plays an important role in triggering this turn-off failure. Thus, the dependence of this turn-off failure on temperature is actually determined by the influences of the temperature-dependent impact ionization coefficients and bipolar current gain on the avalanche curve shape (see Fig. 19 ).
In Fig. 19 , the IGBT avalanche breakdown curve shifts to a much higher voltage region with the increasing temperature. It is mainly caused by the negative dependence of the carrier impact ionization coefficients on temperature. Thus, for a high temperature case, IGBT can sustain a much higher voltage level before this turn-off failure is triggered. Consequently, the high-ratio region boundary of the device short-circuit V DC /V rated -I SC SOA should correspondingly shifts to a higher voltage-ratio region for a given short-circuit current, as presented in Fig. 20 . What is more, a negative temperature-dependent β PNP can further improve the device turn-off ruggedness by confining the development of the NDR branch on the device avalanche breakdown curve. In Fig. 19 , the extension of the NDR branch shrinks with the rising temperature, resulting in a decreasing possibility for the current-filament formation during the shortcircuit turn off. Thus, being opposite to the former short-circuit pulse failure, a negative temperature-dependent β PNP would be more preferable for this short-circuit turn-off failure.
However, for currently widespread trench gate/field-stop IGBTs, a positive or negative dependence of β PNP on temperature is actually determined by the field-stop layer design. A fieldstop layer with a deep-level doping is more likely to have a negative temperature dependence, while a shallow-level doped one is more possible to be enabled with a positive temperature dependence [55] , [56] . Therefore, a careful tradeoff between the device medium-ratio and high-ratio region ruggedness under the short-circuit conditions should be considered into the further β PNP design (see Fig. 21 ).
VI. CONCLUSION
The present state of the art about the IGBT short-circuit failure modes has been investigated and classified into the short-circuit V DC /V rated -I SC SOA limiting and short-circuit endurance time limiting groups by introducing a 3D-SCSOA for IGBTs. At this point, the detailed relationships between eight short-circuit failure modes and 3D-SCSOA boundaries of the IGBT have been proposed and identified, giving a deep insight into the limiting effects of these failure modes on the device short-circuit ruggedness. Moreover, a self-heating effect during the short-circuit pulse has been discussed. It points out the importance of the dependence investigation of IGBT short-circuit failure modes on temperature for further device short-circuit V DC /V rated -I SC SOA construction. Meanwhile, the critical roles of β PNP and its temperature-dependence in device short-circuit ruggedness and SOA optimizations have also been disclosed. Consequently, a comprehensive and thoughtful overview of the short-circuit failure modes of the IGBT has been provided, which will drive and shape the future of IGBT short-circuit ruggedness and 3D-SCSOA improvements.
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